www.design-reuse-embedded.com
SEARCH IP   
    • Categories
    • RISC-V
    • Embedded Processing
    • 5G, 3GPP LTE IP
    • IoT IP
    • Artificial Intelligence IP
    • Automotive IP
    • Space and Avionics
    • Security IP
    • Audio & Video IP
    • Design Platforms
    • Monitoring and Verification
    • SoC Design Services
    • Find your best SoC design partner
Partner Videos D&R Events
    • IP-SoC Days 2025
    • IP-SoC Days 2024
    • IP-SoC Days 2023
    • IP-SoC Days 2022
    • IP-SoC Days 2021
    • IP-SoC 2024
    • IP-SoC 2023
    • IP-SoC 2022
    • IP-SoC 2021
NEWS
IP/SOC Grenoble

Santa Clara Event >>

January 26, 2017

Bangalore Event >>

April 5, 2017

Shanghai Event >>

September 14, 2017

Grenoble Event >>

December 6-7, 2017




A PVT compensated 0.5V near -treshold microcontroller System-on-Chip
Dr. Marc Pons,Senior R&D Engineer,CSEM SA.,Switzerland
Biography :
2005 Telecommunication Engineer, UPC, Barcelona, Spain
2012 PhD Electronic Engineering, “European Honors”, UPC, Barcelona, Spain
UPC, Intel Barcelona Research Center, CSEM SA
Design for manufacturability and yield
2012-2014 Post-Doc for Industry, CSEM SA, Neuchâtel, Switzerland
Sub-Threshold design
Currently Senior R&D Engineer at CSEM SA, Neuchâtel, Switzerland
System-on-Chip, Integrated and Wireless Systems

back to the program
Design & Reuse

Partner with us

Contact Us
Partnership Offers

List your Products

Suppliers, list and add your products for free.

List your Products

More about D&R Privacy Policy

© 2024 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.